## (19) World Intellectual Property Organization International Bureau





### (43) International Publication Date 1 November 2001 (01.11.2001)

### **PCT**

## (10) International Publication Number WO 01/82336 A2

(51) International Patent Classification7:

H01L

- (21) International Application Number: PCT/US01/07005
- (22) International Filing Date: 6 March 2001 (06.03.2001)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/553,191

20 April 2000 (20.04.2000) US

- (71) Applicant: BATTELLE MEMORIAL INSTITUTE [US/US]; 902 Battelle Boulevard, Richland, WA 99352 (US).
- (72) Inventors: GRAFF, Gordon, Lee; 3750 Westlake Drive, West Richland, WA 99353 (US). GROSS, Mark, Edward; 50 Deseret Drive, Pasco, WA 99301 (US). SHI, Ming, Kun; 2500 George Washington Way, Richland, WA 99352 (US). HALL, Michael, Gene; 4125 Ironton Drive, West Richland, WA 99353 (US). MARTIN, Peter, Maclyn; 7703 West 13th Avenue, Kennewick, WA 99338 (US). MAST, Eric, Sidney; 634 Chestnut Avenue, Richland, WA 99352 (US).

(74) Agents: PRIOR, Patricia, L. et al.; Killworth, Gottman, Hagan & Schaeff, L.L.P., One South Main Street, Suite 500, One Dayton Centre, Dayton, OH 45402-2023 (US).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).


#### Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SMOOTHING AND BARRIER LAYERS ON Tg SUBSTRATES

100 N



(57) Abstract: A high temperature substrate having improved properties. The substrate is a polymer substrate having a glass transition temperature greater than about 120 °C, and at least one first barrier stack adjacent to the polymer substrate. The barrier stack includes at least one first barrier layer and at least one first polymer layer. A method for making the high temperature substrate with improved properties is also disclosed.

01/82336 A2

# SMOOTHING AND BARRIER LAYERS ON Tg SUBSTRATES

The present invention relates generally to polymer substrates, and more particularly to bigh temperature polymer substrates having improved properties.

There is a need for versatile visual display devices for electronic products of many different types. Although many current displays use glass substrates, there is a trend toward the use of plastic substrates. Plastic substrates are critical to future generations of electronic products and associated technologies because they are light weight, impact resistant, and cost effective. However, temperature limitations and gas and liquid permeation limitations of plastics have prevented their use in most displays.

Many processes in the manufacture of displays, such as flat panel displays, require relatively high temperatures that cannot be tolerated by most polymer substrates. For example, the recrystallization of amorphous Si to poly-Si in thin film transistors requires substrate temperatures of at least 160°- 250°C, even with pulsed excimer laser anneals. The conductivity of the transparent electrode, which is typically made of indium tin oxide, is greatly improved if deposition occurs above 220°C. Polyimide curing generally requires temperatures of 250°C. In addition, many of the photolithographic process steps for patterning electrodes are operated in excess of 120°C to enhance processing speeds in the fabrication.

These processes are used extensively in the manufacture of display devices, and they have been

optimized on glass and silicon substrates. The high temperatures needed for the processes can deform and damage a plastic substrate, and subsequently destroy the display. If displays are to be manufactured on flexible plastic materials, the plastic must be able to withstand the process

conditions, including high temperatures over 100°C, harsh chemicals, and mechanical damage.

Flexible plastic materials having a high glass transition temperature hold great promise for use in displays. As used herein, the term polymers having a high glass transition temperature is defined as those with a glass transition temperature greater than about 120°C,

5 preferably greater than about 150°C, and most preferably greater than about 200°C. Examples of such polymers include, but are not limited to, polynorbornene (Tg: 320°C), polyimide (Tg: 270-388°C), polyethersulphone (Tg: 184-230°C), polyetherimide, (Tg: 204-299°C), polyarylate (Tg: 148-245°C), polycarbonate (Tg: 150°C), and a high glass transition temperature cyclic olefin polymer (Tg: 171°C, sold under the trade name Transphan<sup>TM</sup>,

10 available from Lofo High Tech Film, GMBH of Weil am Rhein, Germany). Because of their temperature stability and high glass transition temperature, these materials offer promise in overcoming the temperature limitations of existing commodity polymers, such as polyethylene terephthalate (Tg: 78°C), and polyethylene naphthanate (Tg: 120°C).

However, polymers having high glass transition temperatures are often inherently

mechanically weak, easily scratched, low in chemical resistance, and possess high oxygen and
water permeability. Their poor properties make processing difficult. In addition, their high
oxygen and water permeation rates, and poor surface finish preclude their use as substrates for
sensitive display devices.

Many different display devices are presently being used, including liquid crystal

20 displays (LCDs), light emitting diodes (LEDs), light emitting polymers (LEPs), electronic

signage using electrophoretic inks, electroluminescent devices (EDs), and phosphorescent

devices. Many of these display devices are environmentally sensitive. As used herein, the

term environmentally sensitive display device means display devices which are subject to

degradation caused by permeation of environmental gases or liquids, such as oxygen and water vapor in the atmosphere or chemicals used in the processing of the electronic product.

The gas and liquid permeation resistance of plastics is poor, often several orders of magnitude below what is required for sustained device performance. For example, the oxygen and water vapor permeation rates for polynorbornene and Transphan<sup>TM</sup> are over 1000 cc/m²/day (at 23°C). The rate required to provide a sufficient lifetime for an organic light emitting device has been calculated to be approximately 10<sup>-6</sup> cc/m²/day (at 23°C). The environmental sensitivity of the display devices limits the lifetime, reliability, and performance of devices constructed on plastics, which has retarded the development of display devices made with plastic substrates.

Thus, there is a need for a high temperature substrate having improved properties, including ultra-low gas and liquid permeation, scratch resistance, and chemical resistance, which can be used as a support for display devices, and for methods for making such substrates.

The present invention meets these need by providing a high temperature substrate having improved properties and a method for making such a substrate. The substrate includes a polymer substrate having a glass transition temperature greater than about 120°C, and at least one first barrier stack adjacent to the polymer substrate. The barrier stack includes at least one first barrier layer and at least one first polymer layer. The high temperature substrate optionally includes an environmentally sensitive display device adjacent to the first barrier stack and at least one second barrier stack adjacent to the environmentally sensitive display device. By adjacent, we mean next to but not necessarily directly next to. There can be additional layers intervening between the adjacent layers. The second barrier stack includes at

.15

least one second barrier layer and at least one second polymer layer.

Preferably, either one or both of the first and second barrier layers of the first and second barrier stacks is substantially transparent. At least one of the first barrier layers preferably comprises a material selected from metal oxides, metal nitrides, metal carbides, metal oxynitrides, metal oxyborides, and combinations thereof.

Either one of the first and second barrier layers can be substantially opaque, if desired.

The opaque barrier layers are preferably selected from opaque metals, opaque polymers,

opaque ceramics, and opaque cermets.

The polymer layers of the first and second barrier stacks are preferably acrylatecontaining polymers. As used herein, the term acrylate-containing polymers includes acrylatecontaining polymers, methacrylate-containing polymers, and combinations thereof. The
polymer layers in the first and/or the second barrier stacks can be the same or different.

The high temperature substrate can include additional layers if desired, such as polymer smoothing layers, scratch resistant layers, antireflective coatings, or other functional layers.

The present invention also involves a method of making the high temperature substrate having improved properties. The method includes providing a polymer substrate having a glass transition temperature greater than about 120°C, and placing at least one first barrier stack on the polymer substrate. The barrier stack includes at least one first barrier layer and at least one first polymer layer.

The barrier stack can be placed on the substrate by deposition or by lamination. The deposition is preferably vacuum deposition, and the lamination can be performed using an adhesive, solder, ultrasonic welding, pressure, or heat.

An environmentally sensitive display device can be placed on the first barrier stack,

15

5

15

either by deposition or lamination. A second barrier stack can be placed on the environmentally sensitive display device. The second barrier stack includes at least one second barrier layer and at least one second polymer layer. The second barrier stack can be deposited on the environmentally sensitive display device, preferably by vacuum deposition.

Accordingly, it is an object of the present invention to provide a high temperature substrate having improved properties, and to provide a method of making such a substrate.

Fig. 1 is a cross-section of one embodiment of the high temperature substrate of the present invention.

Fig. 2 is a cross-section of an encapsulated display device using the high temperature substrate of the present invention.

One embodiment of the encapsulated display device of the present invention is shown in Fig. 1. The high temperature coated substrate 100 includes a substrate 105, a polymer smoothing layer 110, and a first barrier stack 115. The first barrier stack 115 includes a barrier layer 120 and a polymer layer 125. The first barrier stack 115 prevents environmental oxygen and water vapor from permeating through the substrate 105.

The substrate 105 is made of a polymer having a glass transition temperature greater than about 120°C, preferably greater than about 150°C, and more preferably greater than 200°C. Examples of such polymers include, but are not limited to, polynorbornene, polyimide, polyethersulfone, polyetherimide, polyarylate, polycarbonate, and high glass transition temperature cyclic olefin polymers.

In each barrier stack 115, there can be one or more barrier layers 120 and one or more polymer layers 125. The barrier layers and polymer layers in the barrier stack can be made of the same material or of a different material. The barrier layers are typically about 100-400 Å

-6-

thick, and the polymer layers are typically about 1000-10,000 Å thick.

Although Fig. 1 shows a barrier stack with a single barrier layer and a single polymer layer, the barrier stacks can have one or more polymer layers and one or more barrier layers.

There could be one polymer layer and one barrier layer, there could be one or more polymer layers on one side of one or more barrier layers, or there could be one or more polymer layers on both sides of one or more barrier layers. The important feature is that the barrier stack have at least one polymer layer and at least one barrier layer.

There can be additional overcoat layers on top of the barrier stack, such as organic or inorganic layers, planarizing layers, transparent conductors, antireflective coatings, or other functional layers, if desired.

An encapsulated display device made with the high temperature substrate of the present invention is shown in Fig. 2. The encapsulated display device 200 has a substrate 205, as described above. On top of the substrate 205, there is a polymer smoothing layer 210. The polymer smoothing layer 210 decreases surface roughness, and encapsulates surface defects, such as pits, scratches, and digs. This produces a planarized surface which is ideal for deposition of subsequent layers. Depending on the desired application, there can be additional layers deposited on the substrate 205, such as organic or inorganic layers, planarizing layers, electrode layers, scratch resistant layers, antireflective coatings, and other functional layers. In this way, the substrate can be specifically tailored to different applications.

The first barrier stack 215 is above the polymer smoothing layer 210. The first barrier stack 215 includes a first barrier layer 220 and a first polymer layer 225. The first barrier layer 220 includes barrier layers 230 and 235. Barrier layers 230 and 235 can be made of the same barrier material or of different barrier materials.

An environmentally sensitive display device 240 is placed over the first barrier stack 215. The environmentally sensitive display device 240 can be any display device which is environmentally sensitive. Examples of environmentally sensitive display devices include, but are not limited to liquid crystal displays (LCDs), light emitting diodes (LEDs), light emitting 5 polymers (LEPs), electronic signage using electrophoretic inks, electroluminescent devices (EDs), and phosphorescent devices. These display devices can be made using known techniques, such as those described in U.S. Patent Nos. 6,025,899, 5,995,191, 5,994,174, 5,956,112 (LCDs); U.S. Patent Nos. 6,005,692, 5,821,688, 5,747,928 (LEDs); U.S. Patent Nos. 5,969,711, 5,961,804, 4,026,713 (E Ink); U.S. Patent Nos. 6,023,373, 6,023,124, 6,023,125 (LEPs); and U.S. Patent Nos. 6,023,073, 6,040,812, 6,019,654, 6,018,237, 6,014,119, 6,010,796 (EDs), which are incorporated herein by reference.

There is a second barrier stack 245 placed over the environmentally sensitive display device 240 to encapsulate it. The second barrier stack 245 has a second barrier layer 250 and a second polymer layer 255, although it can have one or more barrier layers and one or more polymer layers, as discussed above. The barrier layers and polymer layers in the first and second barrier stacks can be the same or they can be different.

Although only one first barrier stack and only one second barrier stack are shown in Fig. 2, the number of barrier stacks is not limited. The number of barrier stacks needed depends on the substrate material used and the level of permeation resistance needed for the particular application. One or two barrier stacks should provide sufficient barrier properties for some applications. The most stringent applications may require five or more barrier stacks.

There is optionally a lid 260 over the second barrier stack 245. The lid can be can be rigid or flexible. It is preferably made of the same materials as the substrate 205.

Alternatively, flexible lids could be made of any flexible material, including, but not limited to other polymers, metal, paper, fabric, and combinations thereof. Rigid substrates are preferably ceramics, metal, or semiconductors.

The method of making the high temperature substrate with improved properties will be

described with reference to the embodiment shown in Fig. 2. Any initial layers which are
desired, such as scratch resistant layers, planarizing layers, electrically conductive layers, etc.,
can be coated, deposited, or otherwise placed on the substrate. A polymer smoothing layer is
preferably included to provide a smooth base for the remaining layers. It can be formed by
depositing a layer of polymer, for example, an acrylate-containing polymer, onto the substrate
or previous layer. The polymer layer can be deposited in vacuum or by using atmospheric
processes such as spin coating and/or spraying. Preferably, an acrylate-containing monomer,
oligomer, or resin is deposited and then polymerized *in situ* to form the polymer layer. As
used herein, the term acrylate-containing monomer, oligomer, or resin includes acrylatecontaining monomers, oligomers, and resins, methacrylate-containing monomers, oligomers,

The first barrier stack is then placed on the substrate. The first and second barrier stacks include at least one barrier layer and at least one polymer layer. The barrier stacks are preferably made by vacuum deposition. The barrier layer can be vacuum deposited onto the polymer smoothing layer, substrate, or previous layer. The polymer layer is then deposited on the barrier layer, preferably by flash evaporating acrylate-containing monomers, oligomers, or resins, condensing on the barrier layer, and polymerizing *in situ* in a vacuum chamber. U.S. Patent Nos. 5,440,446 and 5,725,909, which are incorporated herein by reference, describe methods of depositing thin film, barrier stacks.

5

10

Vacuum deposition includes flash evaporation of acrylate-containing monomer, oligomer, or resin with *in situ* polymerization under vacuum, plasma deposition and polymerization of acrylate-containing monomer, oligomer, or resin, as well as vacuum deposition of the barrier layers by sputtering, chemical vapor deposition, plasma enhanced chemical vapor deposition, evaporation, sublimation, electron cyclotron resonance-plasma enhanced vapor deposition (ECR-PECVD), and combinations thereof.

In order to protect the integrity of the barrier layer, the formation of defects and/or microcracks in the deposited layer subsequent to deposition and prior to downstream processing should be avoided. The encapsulated display device is preferably manufactured so that the barrier layers are not directly contacted by any equipment, such as rollers in a web coating system, to avoid defects that may be caused by abrasion over a roll or roller. This can be accomplished by designing the deposition system such that the barrier layers are always covered by polymer layers prior to contacting or touching any handling equipment.

The environmentally sensitive display device is then placed on the first barrier layer.

The environmentally sensitive display device can be placed on the substrate by deposition, such as vacuum deposition. Alternatively it can be placed on the substrate by lamination. The lamination can use an adhesive, glue, or the like, or heat to seal the environmentally sensitive display device to the substrate.

The second barrier stack is then placed over the environmentally sensitive display device to encapsulate it. The second barrier stack can be placed over the environmentally sensitive display device by deposition or lamination.

The barrier layers in the first and second barrier stacks may be any barrier material.

The barrier layers in the first and second barrier stacks can be made of the same material or a

-10-

different material. In addition, multiple barrier layers of the same or different barrier materials can be used in a barrier stack.

The barrier layers can be transparent or opaque, depending on the design and application of the display device. Preferred transparent barrier materials include, but are not limited to, metal oxides, metal nitrides, metal carbides, metal oxynitrides, metal oxyborides, and combinations thereof. The metal oxides are preferably selected from silicon oxide, aluminum oxide, titanium oxide, indium oxide, tin oxide, indium tin oxide, tantalum oxide, zirconium oxide, niobium oxide, and combinations thereof. The metal nitrides are preferably selected from aluminum nitride, silicon nitride, boron nitride, and combinations thereof. The metal oxynitrides are preferably selected from aluminum oxynitride, silicon oxynitride, boron oxynitride, and combinations thereof.

For most devices, only one side of the device must be transparent. Therefore, opaque barrier layers can be used in some barrier stacks depending on the design of the display device. Opaque barrier materials include, but are not limited to, metals, ceramics, polymers, and cermets. Examples of opaque cermets include, but are not limited to, zirconium nitride, titanium nitride, hafnium nitride, tantalum nitride, niobium nitride, tungsten disilicide, titanium diboride, and zirconium diboride.

The polymer layers of the first and second barrier stacks are preferably acrylatecontaining monomers, oligomers, or resins. The polymer layers in the first and second barrier stacks can be the same or different. In addition, the polymer layers within each barrier stack can be the same or different.

In a preferred embodiment, the barrier stack includes a polymer layer and two barrier layers. The two barrier layers can be made from the same barrier material or from different

barrier materials. The thickness of each barrier layer in this embodiment is about one half the thickness of the single barrier layer, or about 50 to 200 Å. There are no limitations on the thickness, however.

When the barrier layers are made of the same material, they can be deposited either by sequential deposition using two sources or by the same source using two passes. If two deposition sources are used, deposition conditions can be different for each source, leading to differences in microstructure and defect dimensions. Any type of deposition source can be used. Different types of deposition processes, such as magnetron sputtering and electron beam evaporation, can be used to deposit the two barrier layers.

The microstructures of the two barrier layers are mismatched as a result of the differing deposition sources/parameters. The barrier layers can even have different crystal structure. For example, Al<sub>2</sub>O<sub>3</sub> can exist in different phases (alpha, gamma) with different crystal orientations. The mismatched microstructure can help decouple defects in the adjacent barrier layers, enhancing the tortuous path for gases and water vapor permeation.

When the barrier layers are made of different materials, two deposition sources are needed. This can be accomplished by a variety of techniques. For example, if the materials are deposited by sputtering, sputtering targets of different compositions could be used to obtain thin films of different compositions. Alternatively, two sputtering targets of the same composition could be used but with different reactive gases. Two different types of deposition sources could also be used. In this arrangement, the lattices of the two layers are even more mismatched by the different microstructures and lattice parameters of the two materials.

A single pass, roll-to-roll, vacuum deposition of a three layer combination on a PET substrate, i.e., PET substrate/polymer layer/barrier layer/polymer layer, can be more than five

15

orders of magnitude less permeable to oxygen and water vapor than a single oxide layer on PET alone. See J.D.Affinito, M.E.Gross, C.A.Coronado, G.L.Graff, E.N.Greenwell, and P.M.Martin, Polymer-Oxide Transparent Barrier Layers Produced Using PML Process, 39th Annual Technical Conference Proceedings of the Society of Vacuum Coaters, Vacuum Web Coating Session, 1996, pages 392-397; J.D.Affinito, S.Eufinger, M.E.Gross, G.L.Graff, and P.M.Martin, PML/Oxide/PML Barrier Layer Performance Differences Arising From Use of UV or Electron Beam Polymerization of the PML Layers, Thin Solid Films, Vol.308, 1997, pages 19-25. This is in spite of the fact that the effect on the permeation rate of the polymer multilayers (PML) layers alone, without the barrier layer (oxide, metal, nitride, oxynitride) 10 layer, is barely measurable. It is believed that the improvement in barrier properties is due to two factors. First, permeation rates in the roll-to-roll coated oxide-only layers were found to be conductance limited by defects in the oxide layer that arose during deposition and when the coated substrate was wound up over system idlers/rollers. Asperities (high points) in the underlying substrate are replicated in the deposited inorganic barrier layer. These features are subject to mechanical damage during web handling/take-up, and can lead to the formation of defects in the deposited film. These defects seriously limit the ultimate barrier performance of the films. In the single pass, polymer/barrier/polymer process, the first acrylic layer planarizes the substrate and provides an ideal surface for subsequent deposition of the inorganic barrier thin film. The second polymer layer provides a robust "protective" film that minimizes damage to the barrier layer and also planarizes the structure for subsequent barrier layer (or environmentally sensitive display device) deposition. The intermediate polymer layers also decouple defects that exist in adjacent inorganic barrier layers, thus creating a tortuous path for gas diffusion.

The permeability of the barrier stacks used in the present invention is shown in Table 1.

The barrier stacks of the present invention on polymeric substrates, such as PET, have measured oxygen transmission rate (OTR) and water vapor transmission rate (WVTR) values well below the detection limits of current industrial instrumentation used for permeation measurements (Mocon OxTran 2/20L and Permatran). Table 1 shows the OTR and WVTR values (measured according to ASTM F 1927-98 and ASTM F 1249-90, respectively) measured at Mocon (Minneapolis, MN) for several barrier stacks on PET and polynorbornene (PNB), along with some other measured values.

Table 1

10	Sample	Oxygen Per	meation Rate	Water Vapor Permeation  (g/m²/day)+	
		(cc/m	<sup>2</sup> /day)		
		23°C	38°C	23°C	38°C
	Native 7 mil PET	7.62	-	_	-
	Transphan <sup>TM 1</sup>	>1000			
	Native PNB <sup>1</sup>	>1000			
	2-barrier stacks on PNB	1			
15	1-barrier stack	< 0.005	<0.005*	-	0.46 <sup>+</sup>
	1-barrier stack with ITO	< 0.005	<0.005*	-	0.011+
	2-barrier stacks	< 0.005	<0.005*	-	<0.005+
	2-barrier stacks with ITO	< 0.005	<0.005*	-	<0.005+
	5-barrier stacks	< 0.005	<0.005*	-	<0.005+
20	5-barrier stacks with ITO	< 0.005	<0.005*	-	<0.005+

<sup>(\*) 38°</sup>C, 90% RH, 100% O<sub>2</sub>

As the data in Table 1 shows, the barrier stacks of the present invention provide oxygen and water vapor permeation rates several orders of magnitude better than PET alone. Typical permeation rates for other barrier coatings range from 0.1 to 1 cc/m²/day. The barrier stacks

<sup>(+) 38°</sup>C, 100% RH

<sup>&</sup>lt;sup>1</sup> Measured according to ASTM F 1927-98.

are extremely effective in preventing oxygen and water penetration to the underlying components, and substantially outperform other barrier coatings on the market.

Two barrier stacks were applied to the polynorbornene. At a temperature of 23°C, the two barrier stacks reduced the oxygen permeation rate from >1000 cc/m²/day to 1 cc/m²/day, an improvement of more than three orders of magnitude. The polynorbornene used in the preliminary evaluation was a prototype material and had very poor surface quality (pits, scratches, and other surface defects). It is believed that the oxygen and water vapor permeation rates can be reduced to <0.005 cc/m²/day by using a better quality substrate material and more barrier stacks.

The preferred deposition process is compatible with a wide variety of substrates. Because the preferred process involves flash evaporation of a monomer and magnetron sputtering, deposition temperatures are well below 100°C, and stresses in the coating can be minimized. Multilayer coatings can be deposited at high deposition rates. No harsh gases or chemicals are used, and the process can be scaled up to large substrates and wide webs. The barrier properties of the coating can be tailored to the application by controlling the number of layers, the materials, and the layer design.

The barrier stacks and polymer smoothing layers of the present invention have been shown to smooth substrate surfaces with submicron roughness effectively to a roughness of less than 10 Å. In addition, because they include crosslinked polymer layers and hard inorganic layers, the barrier stacks provide a degree of chemical resistance and scratch resistance to the substrate.

Thus, the present invention provides a substrate having a high glass transition temperature, a smooth surface, exceptional barrier properties, improved durability, improved

20

-15-

chemical resistance, and improved scratch resistance. The high temperature substrate permits the production of an encapsulated environmentally sensitive display device.

While certain representative embodiments and details have been shown for purposes of illustrating the invention, it will be apparent to those skilled in the art that various changes in the compositions and methods disclosed herein may be made without departing from the scope of the invention, which is defined in the appended claims.

### **CLAIMS**

- 1. A high temperature substrate having improved properties comprising:
  - a polymer substrate having a glass transition temperature greater than about 120°C; and at least one first barrier stack comprising at least one first barrier layer and at least one
- 5 first polymer layer, the at least one first barrier stack adjacent to the polymer substrate.
  - 2. The high temperature substrate of claim 1 wherein the polymer substrate is selected from polynorbornene, polyamide, polyethersulfone, polyetherimide, polycarbonate, and high glass transition temperature cyclic olefin polymers.
- 3. The high temperature substrate of claim 1 wherein the at least one first barrier layer issubstantially transparent.
  - 4. The high temperature substrate of claim 1 wherein at least one of the at least one first barrier layers comprises a material selected from metal oxides, metal nitrides, metal carbides, metal oxynitrides, metal oxyborides, and combinations thereof.
- 5. The high temperature substrate of claim 4 wherein the metal oxides are selected from silicon
   oxide, aluminum oxide, titanium oxide, indium oxide, tin oxide, indium tin oxide, tantalum
   oxide, zirconium oxide, niobium oxide, and combinations thereof.

- 6. The high temperature substrate of claim 4 wherein the metal nitrides are selected from aluminum nitride, silicon nitride, boron nitride, and combinations thereof.
- 7. The high temperature substrate of claim 4 wherein the metal oxynitrides are selected from aluminum oxynitride, silicon oxynitride, boron oxynitride, and combinations thereof.
- 5 8. The high temperature substrate of claim 1 wherein the at least one first barrier layer is substantially opaque.
  - 9. The high temperature substrate of claim 1 wherein at least one of the at least one first barrier layers is selected from opaque metals, opaque polymers, opaque ceramics, and opaque cermets.
- 10. The high temperature substrate of claim 1 wherein at least one of the at least one firstpolymer layers comprises an acrylate-containing polymer.
  - 11. The high temperature substrate of claim 1 further comprising a polymer smoothing layer adjacent to the polymer substrate.
  - 12. The high temperature substrate of claim 1 wherein the at least one first barrier layer comprises two barrier layers.

-18-

13. The high temperature substrate of claim 1 wherein the oxygen transmission rate through the at least one first barrier stack is less than 0.005 cc/m²/day at 23°C and 0% relative humidity.

- 14. The high temperature substrate of claim 1 wherein the oxygen transmission rate through
  5 the at least one first barrier stack is less than 0.005 cc/m²/day at 38°C and 90% relative humidity.
  - 15. The high temperature substrate of claim 1 wherein the water vapor transmission rate through the at least one first barrier stack is less than 0.005 g/m²/day at 38°C and 100% relative humidity.

- 16. The high temperature substrate of claim 1 further comprising an environmentally sensitive display device adjacent to the at least one first barrier stack.
- 17. The high temperature substrate of claim 16 further comprising at least one second barrier stack comprising at least one second barrier layer and at least one second polymer layer, the at least one second barrier stack adjacent to the environmentally sensitive display device, wherein the at least one second barrier stack encapsulates the environmentally sensitive display device.

-19-

- 18. The high temperature substrate of claim 17 further comprising a lid adjacent to the at least one second barrier stack.
- 19. The high temperature substrate of claim 1 wherein the polymer substrate has a glass transition temperature greater than about 150°C.
- 5 20. The high temperature substrate of claim 1 wherein the polymer substrate has a glass transition temperature greater than about 200°C.
  - 21. A method of making a high temperature substrate having improved properties comprising: providing a substrate having a glass transition temperature greater than about 120°C; and
- placing at least one first barrier stack comprising at least one first barrier layer and at least one first polymer layer adjacent to the polymer substrate.
  - 22. The method of claim 21 wherein the step of placing the at least one first barrier stack adjacent to the polymer substrate comprises depositing the at least one first barrier stack on the polymer substrate.
- 15 23. The method of claim 22 wherein the at least one first barrier stack is vacuum deposited.

-20-

- 24. The method of claim 22 wherein the at least one first barrier layer is vacuum deposited and the at least one first polymer layer is deposited.
- 25. The method of claim 21 wherein the step of placing the at least one first barrier stack
  adjacent to the polymer substrate comprises laminating the at least one first barrier stack on the
  polymer substrate.
  - 26. The method of claim 25 wherein the at least one first barrier stack is laminated using an adhesive.
  - 27. The method of claim 25 wherein the at least one first barrier stack is laminated using heat.
- 28. The method of claim 25 wherein the at least one first barrier stack is laminated using 10 solder.
  - 29. The method of claim 25 wherein the at least one first barrier stack is laminated using ultrasonic welding.
  - 30. The method of claim 25 wherein the at least one first barrier stack is laminated using pressure.

- 31. The method of claim 21 further comprising placing an environmentally sensitive display device on the at least one first barrier stack.
- 32. The method of claim 31 wherein the step of placing the environmentally sensitive display device on the substrate comprises depositing the environmentally sensitive display device on the at least one first barrier stack.
  - 33. The method of claim 32 wherein the environmentally sensitive display device is vacuum deposited.
- 34. The method of claim 31 wherein the step of placing the environmentally sensitive display device on the substrate comprises laminating the environmentally sensitive device on the substrate.
  - 35. The method of claim 31 further comprising placing a second barrier stack comprising at least one second barrier layer and at least one second polymer layer on the substrate over the environmentally sensitive display device encapsulating the environmentally sensitive display device.
- 36. The method of claim 35 wherein the step of placing the at least one second barrier stack on the environmentally sensitive display device comprises depositing the at least one second barrier stack on the environmentally sensitive display device.

-22-

- 37. The method of claim 36 wherein the at least one second barrier stack is vacuum deposited.
- 38. The method of claim 36 wherein the at least one first barrier layer is vacuum deposited and the at least one first polymer layer is deposited.
- 39. The method of claim 21 wherein the polymer substrate has a glass transition temperature5 greater than about 150°C.
  - 40. The method of claim 21 wherein the polymer substrate has a glass transition temperature greater than about 200°C.






FIG. 1






FIG. 2

## (19) World Intellectual Property Organization International Bureau





### (43) International Publication Date 1 November 2001 (01.11.2001)

### **PCT**

# (10) International Publication Number WO 01/082336 A3

(51) International Patent Classification7:

- -

B23B 27/06

- (21) International Application Number: PCT/US01/07005
- (22) International Filing Date: 6 March 2001 (06.03.2001)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/553,191 20 April 2000 (20.04.2000)

April 2000 (20.04.2000) US

- (71) Applicant: BATTELLE MEMORIAL INSTITUTE [US/US]; 902 Battelle Boulevard, Richland, WA 99352 (US).
- (72) Inventors: GRAFF, Gordon, Lee; 3750 Westlake Drive, West Richland, WA 99353 (US). GROSS, Mark, Edward; 50 Deseret Drive, Pasco, WA 99301 (US). SHI, Ming, Kun; 2500 George Washington Way, Richland, WA 99352 (US). HALL, Michael, Gene; 4125 Ironton Drive, West Richland, WA 99353 (US). MARTIN, Peter, Maclyn; 7703 West 13th Avenue, Kennewick, WA 99338 (US). MAST, Eric, Sidney; 634 Chestnut Avenue, Richland, WA 99352 (US).

- (74) Agents: PRIOR, Patricia, L. et al.; Killworth, Gottman, Hagan & Schaeff, L.L.P., One South Main Street, Suite 500, One Dayton Centre, Dayton, OH 45402-2023 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

#### Published:


with international search report

(88) Date of publication of the international search report: 5 December 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

100

(54) Title: LAMINATE COMPRISING BARRIER LAYERS ON A SUBSTRATE



(57) Abstract: A high temperature substrate (100) having improved properties. The substrate (100) is a polymer substrate (105) having a glass transition temperature greater than about 120 °C, and at least one first barrier stack (115) adjacent to the polymer substrate. The barrier stack (115) includes at least one first barrier layer (120) and at least one first polymer layer (125). A method for making the high temperature substrate (100) with improved properties is also disclosed.

01/082336 A3

INTERNATIONAL SEARCH REPORT I......ational Application No PCT/US 01/07005 -A. CLASSIFICATION OF SUBJECT MATTER IPC 7 B32B27/06 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 7 B32B H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, PAJ, WPI Data C. DOCUMENTS CONSIDERED TO BE RELEVANT Category ° Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. X WO 96 23217 A (DURACELL INC) 1,3-6,1 August 1996 (1996-08-01) 10, 13-15. 21,22 claims 1-4 page 2, line 22 - line 33 page 3, line 24 - line 33 page 9, line 9 - line 23 page 10, line 9 -page 12, line 7 Y example 4 16,31,32 Further documents are listed in the continuation of box C. Patent family members are listed in annex. Special categories of cited documents: \*T\* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed Invention

Date of the actual completion of the international search

\*O\* document referring to an oral disclosure, use, exhibition or

document published prior to the international filing date but later than the priority date claimed

19 August 2002

Name and mailing address of the ISA

other means

European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016

Date of mailing of the international search report

"&" document member of the same patent family

cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled

23/08/2002

Authorized officer

in the art.

Girard, S

Form PCT/ISA/210 (second sheet) (July 1992)

### INTERNATIONAL SEARCH REPORT

I lonal Application No PCT/US 01/07005

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 736 207 A (HEMING MARTIN ET AL) 7 April 1998 (1998-04-07) claim 1	1,2,4-7, 12-15, 21,22
Y	column 2, line 17 - line 44 column 2, line 65 -column 3, line 63 column 5, line 3 - line 29 column 6, line 7 - line 16 example 1	16,31,32
Y	 EP 0 777 280 A (MOTOROLA INC) 4 June 1997 (1997-06-04) claim 1	16,31,32
	page 3, column 4, line 52 —page 4, column 6, line 14 ————	
		-

mm PCT/ISA/210 (continuation of second sheet) (July 1992)

### INTERNATIONAL SEARCH REPORT

Ir onal Application No PCT/US 01/07005

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
WO 9623217		01-08-1996	US	5607789 A	04-03-1997
			AU	691092 B2	07-05-1998
			ΑU	4857296 A	14-08-1996
			BG	101818 A	30-04-1998
•••			BR	9606781 A	30-12-1997
			CA	2210232 A1	01-08-1996
			CN	1176695 A	18-03-1998
			CZ	9702211 A3	15-04-1998
			EP	0820588 A1	28-01-1998
			IL	116639 A	30-10-1998
			JР	10513003 T	08-12-1998
			NO	973379 A	12-09-1997
			NZ	302500 A	28-07-1998
•			PL	321474 A1	08-12-1997
			RU	2142626 C1	10-12-1999
			WO	9623217 A1	01-08-1996
			US	5681666 A	28-10-1997
US 5736207		07-04-1998	DE	4438359 A1	02-05-1996
			ΑT	172754 T	15-11-1998
			CA	2161362 A1	28-04-1996
			DE	59504059 D1	03-12-1998
			DK	709485 T3	12-07-1999
			EP	0709485 A1	01-05-1996
			ES	2123872 T3	16-01-1999
			JP	8318590 A	03-12-1996
			US	5900285 A	04-05-1999
EP 0777280	Α	04-06-1997	US	5686360 A	11-11-1997
<i>0,,,</i>	••	J. 10 119,	DE	69615510 D1	31-10-2001
			DE	69615510 T2	29-05-2002
			EP	0777280 A2	04-06-1997
			JP	9161967 A	20-06-1997
			TW	447146 B	21-07-2001
			ÜS	5757126 A	26-05-1998